

1      **ABSTRACT**

2      Transmit parallel interfaces and methods are provided in which a clock  
3      signal is generated that maximizes the setup and hold window of input data. In at  
4      least some embodiments, a divider circuit provides a clock signal in one clock  
5      domain that has a rising edge located very close to the falling edge of a system  
6      clock in another clock domain.

7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25